  |
Wikipedia: DLX - http://en.wikipedia.org/wiki/DLX
Encyclopedia article with links to many related topics. |
  |
David R. Kaeli, Professor - http://www.ece.neu.edu/faculty/kaeli.html
Director of Northeastern University Computer Architecture Research Laboratory, and co-author of Computer Architecture: A Quantitative Approach. Professional information with some links. |
  |
ASPIDA Project - http://www.ics.forth.gr/carv/aspida/
ASynchronous, open source, Processor IP of the DLX Architecture. Goal: show feasibility to design and deliver asynchronous open IPs in portable, re-usable way. Information, downloads. Open source hardware. |
  |
http://cs.uns.edu.ar/~jechaiz/arquitectura/windlx/windlx.html - http://cs.uns.edu.ar/~jechaiz/arquitectura/windlx/windlx.html
Program for MS Windows, an assembly interpreter for DLX assembly language; instructions, source code, downloads. By Javier Echaiz, National University of the South. |
  |
http://cobweb.ecn.purdue.edu/~teamaaa/dlxview/ - http://cobweb.ecn.purdue.edu/~teamaaa/dlxview/
Interactive visual pipeline simulator using DLX instruction set; operation of pipelined processor is easier to understand than trying to imagine operation from text descriptions; modified and extended from DLXsim. Documents, downloads. |
  |
DLX Simulation Tools - http://www2.ucsc.edu/courses/cmps111-elm/dlx/
Set of tools to build and simulate programs to run on DLX architecture, for exploring an operating system (DLXOS) in a simulated environment. Overview, architecture, OS, simulator, debugger, instructions. |
  |
DLX Information - http://www.ece.umd.edu/class/enee350h.F2005/dlx.html
Documents: getting started, instruction set summary and description, simulator manual. |
  |
Norman Matloff's DLX Tutorial - http://heather.cs.ucdavis.edu/~matloff/dlx.html
Information on DLX processor simulator and compiler, DLXsim, interactive program, loads assembly programs and simulates operation of computer on them, single-stepping or continuous execution. |
  |
Computer Architecture: A Quantitative Approach - http://arstechnica.com/etc/books/comp-arc.html
Book review, explains that book is a classic and standard work in its field. Ars Technica. |
  |
DLX CPU in SCMOS - http://www.erc.msstate.edu/mpl/distributions/scmos/html/dlx.html
Photo with descriptions. |
  |
The DLX Instruction Set Architecture Handbook - http://portal.acm.org/citation.cfm?id=546884
By Philip M. Sailer, David R. Kaeli; Morgan Kaufmann, 1996, ISBN 1558603719, 1st edition. Definitive work on DLX instructions. Information and abstract. ACM Portal. |
  |
DLX Implementation at MSU - http://www.hpc.msstate.edu/mpl/education/docs/dlx/
Documents DLX implementation by Microsystems Prototyping Laboratory (MPL), MSU Engineering Research Center; used as design driver to help validate standard cell libraries. |
  |
DLX Instruction Slides - http://www.eng.tau.ac.il/~guy/Computer_Structure03/slides/instructions.pdf
Tables of instructions, categorized, as PDF slides. By Guy Even, Tel Aviv University. |
  |
Introduction to Operating Systems - http://www.soe.ucsc.edu/~sbrandt/courses/Spring02/111/dlxos.html
DLXOS information needed for programming, from introductory course on OSs. |
  |
DLX Pipeline Processor - http://lsdis.cs.uga.edu/~kaarthik/projects/dlx.html
Simple DLX implementation using VHDL; diagrams, descriptions, links. |
  |
Out of Order Execution - http://www.kroening.com/diplom/
Master's Thesis: Design and Evaluation of a RISC Processor with a Tomasulo Scheduler. Uses DLX. HTML, PS, GZ, PDF. |
  |
DLX Architecture - http://www.cs.cinvestav.mx/SC/prof_personal/adiaz/vhdl/DLX/index.htm
Introductory HTML slide show. |
  |
The DLX Processor - http://www.csee.umbc.edu/courses/undergraduate/411/spring96/dlx.html
Class overview with tables (instruction format, set) and diagrams (timing), some other information. By Ethan Miller, University of Maryland. |
  |
DLX in VHDL - http://www.cse.lehigh.edu/~caar/lou/dlx.html
VHDL model of processor; most instructions use 5 clock cycles to run, jumps use 3, floating point timing not fully accurate because fp instructions also take 5 cycles to run; description, download. |
 |
Verilog Model for DLX Processor - http://eceweb.uccs.edu/wang/ECE4480/DLXverilog.pdf
PDF slides, mostly code. |
 |
Implementation of 5-stage DLX Pipeline - http://www.cs.umd.edu/class/fall2001/cmsc411/proj01/DLX/
Introductory tutorial with definitions, explanations, examples to show basic pipelining ideas; applet simulation lets users choose instructions to run, and see how pipeline works from direct experience. |
 |
Superscalar DLX Processor - http://www.rs.tu-darmstadt.de/downloads/docu/dlxdocu/SuperscalarDLX.html
Diagram, description, download. |
 |
Computer Architecture: A Quantitative Approach - http://www.elsevierdirect.com/product.jsp?lid=100004&isbn=9780123704900
By John L. Hennessy, David A. Patterson; Morgan Kaufmann, 2007, ISBN 9780123704900, 4th edition. Design in quantitative terms, in context of real running systems, not abstract formats; how technology changes in time, empirical constants needed in design. |